CPUs have a number of caching levels. We've discussed cache structures generally, in our L1 & L2 explainer, but we haven't spent as much time discussing how an L3 works or how it's different compared ...

AMD made some key changes to its second generation 3D V-Cache design that allows it to be more flexible with clock speeds, and rumor has it that both the upcoming Ryzen 9 9950X3D and Ryzen 9 9900X3D ...

AMD had a surprise at Computex: CPUs with a lot of L3 cache, and a claimed generational-equivalent performance uplift. Share on Facebook (opens in a new window) Share on X (opens in a new window) ...

Intel is upping the L3 cache of its next-gen Xeon "Granite Rapids" CPUs with flagship SKUs featuring up to 480MB of L3 cache. Intel's current 5th Gen Xeon "Emerald Rapids" processors were launched in ...

Necessity is the mother of invention, and advances in chip packaging are catching up to those in transistor design when it comes to working in three dimensions instead of the much more limited two.

AMD is showing off technology that could dramatically increase the amount and speed of cache memory available for next-gen chips, with up to 192MB of L3 cache on upcoming AMD Ryzen desktop chips and ...

TL;DR: AMD's Ryzen 9 9950X3D processor, debuting at CES 2025, features 16 cores, 32 threads, and up to 5.65GHz clock speeds. It includes 128MB of L3 cache using 3D V-Cache technology, maintaining a ...

What just happened? Intel's next-gen Xeon CPUs, codenamed Granite Rapids, could come with a massive cache upgrade compared to their predecessors. While the high-end Emerald Rapids SKUs ship with up to ...

AMD’s mic-drop moment at Computex was the news of its closely guarded “V-Cache” technology, which would enable chip stacking on Ryzen CPUs. PCWorld interviewed AMD’s Sam Naffziger about V-Cache. We ...

Join our daily and weekly newsletters for the latest updates and exclusive content on industry-leading AI coverage. Learn More Advanced Micro Devices is announcing it is shipping its third-generation ...

March 21, 2022 Timothy Prickett Morgan HPC Comments Off on “Milan-X” 3D Vertical Cache Yields Epyc HPC Bang For The Buck Boost Last fall ahead of the SC21 supercomputing conference, AMD said it was ...