Abstract: This article presents a shared memory architecture to enable high data throughput among multiple parallel accesses native to advanced driver assistance system (ADAS) applications.